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A General Model for the Frequency Response of Multiphase
Charge Transfer Delay Lines
HANS WALLINGA
Abstmct-A general model for the transfer function of a multiphase
CTD delay line is presented in the z-domain. It covers the widely used
single-phase transfer function. The new model has been applied for
CTD’S with asymmetrical potential wells. If poor charge transfer effi-
ciencies are considered, the new model offers a significant correction to
the single phase model.
The widely used linearized small-signal expression for the
transfer function of a charge transfer device delay line in the
z-transform notation [ 1 ]-[ 3 ] is
()l-pe NH(z) = ~ -N1- ~ez-l “ (1)
Here p is the number of transfer phases, iV is the number of
delay elements (each built up of p transfer stages), and e is the
small-signal charge transfer inefficiency of one transfer stage.
The frequency response is obtained by substitution of z =
exp (juT) into (1). T denotes the clock period and is equal to
the sampling time interval; u is the circular signal frequency.
The resulting well-known expressions for the modulus and
extra phase shift of the CTD frequency response are,
respectively,
(
(1 - pe)’
)
N/2
lH(j(.dT)l =
1- 2Pe cos UT +p2~2
(2)
and
A@(coT) = N arctan
(
pe sin UT
)l-pecosaT ‘
(3)
Equation (1) has essentially been derived from a single transfer
per delay element concept. In order to cover multiphase delay
elements, consisting of p transfer stages, they have been
modeled as single transfer stages with transfer inefficiency PC.
In practice, unidirectional charge transport in a CTD requires
multiphase delay elements. This correspondence deals with a
general linearized small-signal model for the transfer function
of one single transfer stage of a p-phase CTD. The extension
with respect to the single-phase model is that it includes the
composition of new signal charge packets out of transferred
and remaining parts at each of the p storage locations in a
p~~e~t delay element instead of only at the end of a delay
The overall frequency response of a p-phase CTD
delay line of i$l delay elements is then ,modeled by cascading
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pN single transfer stages. First, a few definitions are given and
the basic assumptions are discussed briefly.
An important requirement for the validity of the model to
be presented is that the system behaves linearly. To meet this,
the system has been linearized by considering only smrdl-signal
charge packets q as a modulation on the background charge
packets Qb [4]. This background charge, frequently referred
to as “fat zero charge, “ is not a function of frequency and it
has to be considered as a dc biasing parameter. The charge
transfer of Qb is therefore omitted in the fofiowing discussion.
Charge loss to or from the substrate is neglected.
The CTD delay line is a discrete time system, handling
charge samples of an electrical input signal. In consequence,
the charge packets usually are only defined at integer multiples
of the sampling interval T (apart from a constant delay of the
input stage). Because in a p-phase CTD the charge samples are
subjected to p transfers within one period T, the charge
samples can physically also be identified .~t integer multiples
of the delay time T1 per transfer stage, with TI = T/p. Con-
sider the nth delay element in a p-phase CTD. It has been
modeled as a sequence of P storage locations Cn, j, (1 ~ i ~ P),
which are connected by transfer stages. The charge qn,j stored
at C’n,j has to be defined at the time sequences (lcT + jT1 ).
The transfer of qn,j towards Cn,l+l takes place in the time
interval (.W + jT1 ) < t < (~T + (j + 1) T1 ).
Physically, the small-signal charge packet qn,j consists, for
the greater part, of free charge carriers, but a minor part maybe
trapped in interface or bulk states. It is assumed that in Cn,i
at time sequences kT + jT1, those states are occupied accord-
ing to equilibrium with the total charge Q~ + qn,j (~T + WI ) in
the charge packet [5]. The signal charge that has been trapped
is immobile as long as it has not been emitted. After the charge
packet has been transferred, a part e of qn, j remains at the
storage location Cn,j.
Now it is very likely that the occupancy of the interface and
bulk states is not in equilibrium with the free charge carrier
density, and in the period before the next charge packet ar-
rives, emission of signal charge from those states is conceivable
[51, [6]. At the arrival of the next charge packet, a part of
the originally trapped signal charge plus a part of the remain-
ing free signal charge may still reside at Cw,j. The residing Part
is defined as E.. The part of qn,j that flOWS backwards i
(1 < i < p - 1) storage locations before it is added to the next
charge packet is defined as ei. It is assumed that no forward
flow of the remaining charge occurs after the actual transfer of
the signal charge packet finished. Including Co it follows
p-1
~ ei=e. (4)
ico
For the sake of clearness and simplicity, it is further assumed
that the sequentird transfer stages behave equally. The dis-
cussion above can be summarized in the following equation:
qn,j(~T+Wl) = (1 - ~) qn,/-l(~T + (J’ - 1) T1 )
p-1
((t%- l) T+(j+i) T,). (5)+ x ei4n,j+l
i=o
After z-transformation this gives
q~,j(z) = (1 – ~) Z-l/pqn,f-r (Z) + Z-1’21e,zilpgm,i+j(z)
,=()
(6)
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Fig. 1. General z-transform model of a transfer stage of a p-phase CTD.
In Fig. 1 a schematic representation of this equation is shown.
From (6) follows the equation for the transfer function H(z):
p-l
H(z) = (1 - e) Z-llP +Z-l ~ ejz~/~H(z)j+l . (7)
j=o
For p >2, generally no useful analytical solution of (7) k
obtained. Under appropriate assumptions, however, several
simplified models may be deduced. For p = 1, the single trans-
fer model applied in (1) is obtained.
As an illustration, a model for CTD’S in which no backward
flow of residual charge occurs is discussed in the following.
Physically, the assumption of absence of backward flow is
quite acceptable for CTD’s with asymmetric potential wells.
Asymmetric potential wells are essentially required in two-
phase and semi-two-phase devices, Most of the applied asym-
metric potential wells are obtained by barrier implant or
stepped oxide. They form a local potential well when the
next clock pulse is no longer applied, i.e., after the transfer
has finished. This local well collects all the residing charge
from this transfer and prevents any backward flow of charge.
For three- and four-phase devices, a model without backflow
of charge probably may be applied if the remaining signal
charge mainly has been trapped in interface states. The above
model is characterized by e = Co and ei = O for i > 1. Equa-
tion (7) now simplifies to
(1 - e)z-11~
Hi(z) = l-ez-l ‘ (8)
The associated schematic structure is shown in Fig. 2. The
overall transfer function of the CTD delay line is obtained by
cascading piV transfer stages:
()l-e PNH(z) = ~ -N1- ~z-l (9)
The modulus of the frequency response is now
(
(1 - e)’
)
PN/2
lH(juT)l =
1-2 ECOSUT+C2 “
(lo)
The extra phase shift due to charge transfer inefficiency is
‘“(@T’=pNarctan(l~:::T)(11)
In Fig. 3 the relative errors of the modulus and extra phase
shift of the frequency response obtained by using (2) and (3)
in
~-1/P ‘:& @ out
I
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Fig. 2. z-transform model of a transfer stage of a p-phase CTD in the
absence of backflow of residual charge.
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Fig. 3. Relative error o(H) of modulus and U(O) of extra phase shift, if
the single phase transfer function expressions (3) and (4) are used in-
stead of the multiphase expressions (7) and (8), versus the charge
transfer inefficiency e; p = 4. —— u(H) for N = 1000, WT = i7/2.
—. —. —.o(H)for N=l, mT =.12. —
dent of N.
o(b), wT = TJ4, indepen-
instead of (10) and (11) are shown as a function of e for a
four-phase 1000-element CTD and for one four-phase delay
element. For uniform and small charge transfer inefficiencies,
as they hold for representative modern CTD’S, (1), (2), and (3)
can be seen as an admissible approximation, and the improve-
ment obtained by using (9), (10), and (11) has little practical
meaning. It is, however, well known that for small back-
ground charge packets, the charge transfer inefficiency in-
creases [ 7 ]–[ 9 ], and for research in this field, the presented
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model will be useful. The basic z-transform model for one
transfer stage [Fig. 2 and (8)] also directly applies for the
description of multiplexed multiphase CTD delay lines [ 101,
[11].
CONCLUSION
A linearized model describing the effect of incomplete
charge transfer on the transfer function of a p-phase CTD has
been presented. The model covers the widely used single-
phase expressions. For CTD’S with asymmetrical potential
well, it has been shown that the presented model predicts
negligible deviations from the single transfer model, as long as
small inefficiencies (.s <10’3 ) are considered, but for larger e
values, considerable corrections are apparent. The new multi-
phase model is therefore particularly suited for research con-
cerning the transfer inefficiency for small background charge
packets because then large e may be expected. In the case of
strongly nonuniform e of the different transfer stages, large
e values may occur, and the presented model will prove to be
very useful. Besides, the presented model is founded on a
better theoretical basis, and under appropriate assumptions
several simplified models may be deduced.
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A CMOS Bandgap Voltage Reference
G. TZANATEAS, C. A. T. SALAMAt AND Y. P. TSIVIDIS
Abstract-A simple rnicropower CMOS bandgap voltage reference is
described. The reference utilizes MOS devices operating in the weak
inversion region in conjunction with a process compatible bipolar de-
vice. The voltage reference is insensitive to threshold and mobility vari-
ations and is independent of the slope factor which characterizes weak
inversion.
I. INTRODUCTION
The design of CMOS single chip analog-to-digital conversion
systems would be considerably simplified by the implementa-
tion of a reference voltage generated on-chip. A CMOS refer-
ence voltage source utilizing devices operated in weak inversion
has been recently described [ 1]. In principle, the reference
uses a pair of MOSFET’S to generate a differential voltage with
a positive temperature coefficient which is canceled out by
using the negative temperature coefficient of a forward-biased
diode connected transistor. The output voltage of that refer-
ence is dependent on the slope factor n which characterizes
weak inversion operation [2]. Because of the strong tempera-
ture coefficient of n, the temperature coefficient of the output
voltage cannot be made as small as is required in several preci-
sion analog/digital applications.
The object of this correspondence is to describe an improved
voltage reference source utilizing devices operating in the weak
inversion region. The voltage reference is insensitive to thresh-
old and mobility variations, is independent of the factor n, and
is compatible with CMOS technology.
II. CIRCUIT REALIZATION
A simple model [2] can be used to describe the operation of
an n-channel MOS transistor in weak inversion. The model as-
sumes that: 1) the channel is sufficiently long so that the
gradual channel approximation can be used and channel length
modulation effects are negligible; 2) generation currents in the
space- charge regions associated with the source, drain, and
gate regions are negligible; and 3) that the density of surface
states and the fluctuations of surface potential are negligible.
Under these conditions the 1-V characteristics of an n-channel
MOST can be described by the following equation [2]:
ID ~ IDOS eqvG/nkT (e-qvS/kT - e-qvD/kT) (1)
where lDO is a characteristic current; n is a slope factor; S is
the geometrical shape factor of the transistor (effective width
over effective length of the channel); Vs, VD, and VG are the
source to substrate, drain to substrate, and gate to substrate
voltages, respectively. The slope factor n may be considered as
a constant for transistors biased by similar values of VS. The
same is true for the characteristic current IDO for transistors
on the same chip. IDO however is very poorly controlled from
batch to batch as an absolute value.
The upper limit of validity of (1) to ensure weak inversion
operation under saturated drain condition ( VD - VS >3 kT/q )
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